



(19) **United States**

(12) **Patent Application Publication**
Barlow et al.

(10) **Pub. No.: US 2004/0015682 A1**

(43) **Pub. Date: Jan. 22, 2004**

(54) **APPLICATION REGISTERS**

(30) **Foreign Application Priority Data**

(75) Inventors: **Stephen Barlow**, Cambridge (GB); **Neil Bailey**, Cambridge (GB); **Timothy Ramsdale**, Cambridge (GB); **David Plowman**, Essex (GB); **Robert Swann**, Cambridge (GB)

Apr. 15, 2002 (GB)..... 0208611.4

Publication Classification

(51) **Int. Cl.⁷** **G06F 9/00**

(52) **U.S. Cl.** **712/228**

Correspondence Address:
SUGHRUE MION, PLLC
2100 Pennsylvania Avenue, NW
Washington, DC 20037-3213 (US)

(57) **ABSTRACT**

A processor core comprising an execution unit and a register file, said register file comprising a first plurality of registers accessible to a compiler generated code and a second plurality of registers which can not be accessed by a compiler generated code, whereby the registers of said second plurality of registers are accessible to a low level code.

(73) Assignee: **ALPHAMOSAIC LIMITED**

(21) Appl. No.: **10/413,488**

(22) Filed: **Apr. 15, 2003**

